
DS3911
Temperature-Controlled, Nonvolatile,
I2C Quad DAC
15
Maxim Integrated
Figure 8. Memory Map
CTRL
00h
02h
04h
06h
08h
10h
LOWER
MEMORY
UPPER
MEMORY
(TABLES)
17h
78h
AFh
F8h
FFh
7Fh
80h
MODE
TS[3:0] = 0100b
TS[3:0] = 0101b
TS[3:0] = 0110b
NOTE: TABLES 00h–03h AND 08h–0Fh DO NOT EXIST.
TS[3:0] = 0111b
TABLE 04h
DAC0
LUT
(48 BYTES)
DAC0 OFFSET
(8 BYTES)
EMPTY
DAC1
LUT
(48 BYTES)
DAC1 OFFSET
(8 BYTES)
EMPTY
DAC2
LUT
(48 BYTES)
DAC2 OFFSET
(8 BYTES)
EMPTY
DAC3
LUT
(48 BYTES)
DAC3 OFFSET
(8 BYTES)
EMPTY
TABLE 05h
TABLE 06h
TABLE 07h
TS[3:0] ARE THE TABLE SELECT BITS. THESE BITS
DETERMINE THE CURRENTLY SELECTED/ADDRESSABLE
UPPER MEMORY TABLE.
SRAM
TINDEX
TEMP VALUE
VCC VALUE
EMPTY
DAC VALUES
(8 BYTES)
DAC POR
(8 BYTES)